Items where Subject is "H611 Microelectronic Engineering"

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: Creators | Keywords | Item Type
Number of items at this level: 24.

Article

Anaxagoras, Thalis, Kent, Paul, Allinson, Nigel, Turchetta, Renato, Pickering, Tim, Maneuski, Dzmitry, Blue, Andrew and O'Shea, Val (2010) eLeNA: a parametric CMOS active-pixel sensor for the evaluation of reset noise reduction architectures. IEEE Transactions on Electron Devices, 57 (9). pp. 2163-2175. ISSN 0018-9383

El-Sayed, Al-Moatasem, Watkins, Matthew, Shluger, Alexander L. and Afanas'ev, Valeri V. (2013) Identification of intrinsic electron trapping sites in bulk amorphous silica from ab initio calculations. Microelectronic Engineering, 109 . pp. 68-71. ISSN 0167-9317

El-Sayed, Al-Moatasem, Watkins, Matthew B., Grasser, Tibor, Afanas'ev, Valeri V. and Shluger, Alexander L. (2015) Hole trapping at hydrogenic defects in amorphous silicon dioxide. Microelectronic Engineering, 147 . pp. 141-144. ISSN 0167-9317

Ling, Sanliang, El-Sayed, Al-Moatasem, Lopez-Gejo, Francisco, Watkins, Matthew, Afanas'ev, V. V. and Shluger, Alexander L. (2013) A computational study of Si-H bonds as precursors for neutral E ′ centres in amorphous silica and at the Si/SiO2 interface. Microelectronic Engineering, 109 . pp. 310-313. ISSN 0167-9317

Ling, Sanliang, El-Sayed, Al-Moatasem, Lopez-Gejo, Francisco, Watkins, Matthew B., Afanas’ev, V.V. and Shluger, Alexander L. (2013) A computational study of Si–H bonds as precursors for neutral E' centres in amorphous silica and at the Si/SiO2 interface. Microelectronic Engineering, 109 . pp. 310-313. ISSN 0167-9317

Liu, Weiqiang, Srivastava, Saket, Lu, Liang, O'Neill, M. and Swartzlander, E. E. (2012) Are QCA cryptographic circuits resistant to power analysis attack? Nanotechnology, IEEE Transactions on, 11 (6). pp. 1239-1251. ISSN 1536-125X

Melouki, Aissa, Srivastava, Saket and Al-Hashimi, Bashir M. (2010) Fault-tolerance techniques for hybrid CMOS/nanoarchitecture. Computers Digital Techniques, IET, 4 (3). pp. 240-250. ISSN 1751-8601

Srivastava, S. and Bhanja, S. (2007) Hierarchical probabilistic macromodeling for QCA circuits. Computers, IEEE Transactions on, 56 (2). pp. 174-190. ISSN 0018-9340

Srivastava, S., Melouki, A. and Al-Hashimi, B. M. (2011) Tagged repair techniques for defect tolerance in hybrid nano/CMOS architecture. Nanotechnology, IEEE Transactions on, 10 (3). pp. 424-432. ISSN 1536-125X

Srivastava, S., Sarkar, S. and Bhanja, S. (2009) Estimation of upper bound of power dissipation in QCA circuits. Nanotechnology, IEEE Transactions on, 8 (1). pp. 116-127. ISSN 1536-125X

Yao, J., Yao, Y., Patel, M. K. and Mason, P. J. (2007) On Reynolds number and scaling effects in microchannel flows. The European Physical Journal - Applied Physics, 37 (2). pp. 229-235. ISSN 1286-0042

Yao, Jun, Yao, Yufeng, Mason, Peter J. and Patel, Mayur K. (2009) Numerical simulation of heat transfer in rectangular microchannel. Journal of Advances in Applied Mathematics and Mechanics, 1 (2). pp. 231-241. ISSN 2070-0733

Book Section

Liu, Weiqiang, Srivastava, Saket, O'Neill, Maire and Swartzlander Jr., Earl E. (2014) Security issues in QCA circuit design: power analysis attacks. In: Field-Coupled Nanocomputing: Paradigms, Progress, and Perspectives. Springer Verlag, Tampa, FL, pp. 194-222. ISBN 9783662437216, 9783662437223

Conference or Workshop contribution

Bhanja, Sanjukta and Srivastava, Saket (2005) Bayesian modeling of quantum-dot-cellular-automata circuits. In: NSTI Nanotechnology Conference 2005e, 8 - 12 May 2005, Anaheim.

Srivastava, S., Asthana, A., Bhanja, S. and Sarkar, S. (2011) QCAPro: an error-power estimation tool for QCA circuit design. In: Circuits and Systems (ISCAS), 2011 IEEE International Symposium on, 15-18 May 2011, Rio de Janeiro.

Srivastava, S. and Bhanja, S. (2006) Bayesian macromodeling for circuit level QCA design. In: Nanotechnology, 2006. IEEE-NANO 2006. Sixth IEEE Conference on, 17-20 June 2006.

Srivastava, S. and Bhanja, S. (2007) Integrating nano-logic into an undergraduate logic design course. In: Microelectronic Systems Education, 2007. MSE '07. IEEE International Conference on, 3-4 June 2007, San Diego, CA.

Srivastava, S., Melouki, A. and Al-Hashimi, B. M. (2009) Defect tolerance in hybrid nano/CMOS architecture using tagging mechanism. In: Nanoscale Architectures, 2009. NANOARCH '09. IEEE/ACM International Symposium on, 30-31 July 2009, San Francisco, CA.

Srivastava, S., Melouki, A. and Al-Hashimi, B. M. (2009) Repair techniques for hybrid Nano/CMOS computational architecture. In: Nanotechnology, 2009. IEEE-NANO 2009. 9th IEEE Conference on, 26-30 July 2009, Genoa.

Srivastava, S., Sarkar, S. and Bhanja, S. (2008) Error-power tradeoffs in QCA design. In: Nanotechnology, 2008. NANO '08. 8th IEEE Conference on, 18-21 August 2008, Arlington, TX.

Srivastava, Saket, Sarkar, Sudeep and Bhanja, Sanjukta (2006) Power dissipation bounds and models for quantum-dot cellular automata circuits. In: Nanotechnology, 2006. IEEE-NANO 2006. Sixth IEEE Conference on, 17-20 June 2006, Cinncinati, OH.

Venkataramani, P., Srivastava, S. and Bhanja, S. (2008) Sequential circuit design in quantum-dot cellular automata. In: Nanotechnology, 2008. NANO '08. 8th IEEE Conference on, 18-21 Aug. 2008, Arlington, TX.

Yao, J., Yao, Y. F., Patel, M. K. and Mason, P. J. (2006) Numerical simulation of heat transfer in rectangular microchannel. In: European Conference on Computational Fluid Dynamics (ECCOMAS), September 5, 2006, Egmond aan Zee, The Netherlands.

Yao, Jun, Yao, Y.F., Patel, M. K. and Mason, P. J. (2006) Numerical simulation of microchannel cooling and heat transfer. In: 13th International Heat Transfer Conference, August 13, 2006, Sydney, Australia.

This list was generated on Wed May 25 10:24:45 2022 BST.