Srivastava, S. and Bhanja, S. (2007) Work in progress: introduction of K-map based nano-logic synthesis as knowledge module in logic design course. In: Frontiers In Education Conference - Global Engineering: Knowledge Without Borders, Opportunities Without Passports, 2007. FIE '07. 37th Annual, 10-13 Oct. 2007, Milwaukee, WI.
Full content URL: http://dx.doi.org/10.1109/FIE.2007.4418110
Documents |
|
|
![]() |
Microsoft Word
FIE_07full_May19.doc - Whole Document Restricted to Repository staff only 69kB | |
|
PDF (Word to PDF conversion (via antiword) conversion from application/msword to application/pdf)
FIE_07full_May19.pdf - Whole Document 20kB |
Item Type: | Conference or Workshop contribution (Poster) |
---|---|
Item Status: | Live Archive |
Abstract
This work in progress reports an effort of introducing knowledge module regarding novel nano-devices and novel logic primitives in undergraduate logic design class. Our motivation is to make our students aware of fundamental abstracted logical behaviors of future nano-devices, their functionality. This effort would also help the students use their existing knowledge of K-map based logical synthesis into constructing logic blocks for novel devices that uses majority logic as basic construct. Moreover, additional to stimulating our students' interests, we are also augmenting their learning by challenging them to use their existing knowledge to analyze, synthesize and comprehend novel nano-logic issues through the worksheets and lecture modules. Whereas many efforts are focusing on developing new courses on nanofabrication and even nano-computing, we intend to augment the existing standard EE and CS courses by inserting knowledge modules on nano-logic structure for stimulating their interest without significant diversion from the course framework.
Keywords: | computer science education, educational courses, electrical engineering education, nanotechnology, K-map based nanologic synthesis, knowledge module, logic design course, nanocomputing, nanofabrication, undergraduate logic design class, work in progress, Boolean functions, CMOS logic circuits, CMOS technology, Information analysis, Logic circuits, Logic design, Logic devices, Logic testing, Nanoscale devices, Performance analysis, K-map, Nano-logic |
---|---|
Subjects: | X Education > X342 Academic studies in Higher Education |
Divisions: | College of Science > School of Computer Science College of Science > School of Engineering College of Social Science > School of Education |
Related URLs: | |
ID Code: | 10739 |
Deposited On: | 26 Jul 2013 10:05 |
Repository Staff Only: item control page