The use of field-programmable gate arrays for the hardware acceleration of design automation tasks

Howard, Neil J. and Tyrrell, Andrew M. and Allinson, Nigel M. (1996) The use of field-programmable gate arrays for the hardware acceleration of design automation tasks. VLSI Design, 4 (2). pp. 135-139. ISSN 1065-514X

Documents
017505.pdf
[img]
[Download]
[img]
Preview
PDF
017505.pdf - Whole Document

729Kb

Official URL: http://www.hindawi.com/journals/vlsi/1996/017505/a...

Abstract

This paper investigates the possibility of using Field-Programmable Gate Arrays (Fr’GAS) as
reconfigurable co-processors for workstations to produce moderate speedups for most tasks
in the design process, resulting in a worthwhile overall design process speedup at low cost
and allowing algorithm upgrades with no hardware modification. The use of FPGAS as hardware
accelerators is reviewed and then achievable speedups are predicted for logic simulation
and VLSI design rule checking tasks for various FPGA co-processor arrangements.

Item Type:Article
Additional Information:This paper investigates the possibility of using Field-Programmable Gate Arrays (Fr’GAS) as reconfigurable co-processors for workstations to produce moderate speedups for most tasks in the design process, resulting in a worthwhile overall design process speedup at low cost and allowing algorithm upgrades with no hardware modification. The use of FPGAS as hardware accelerators is reviewed and then achievable speedups are predicted for logic simulation and VLSI design rule checking tasks for various FPGA co-processor arrangements.
Keywords:Field-Programmable Gate Arrays, FPGA, Algorithm
Subjects:G Mathematical and Computer Sciences > G730 Neural Computing
Divisions:College of Science > School of Computer Science
ID Code:5029
Deposited By: Tammie Farley
Deposited On:20 Apr 2012 08:47
Last Modified:13 Mar 2013 09:06

Repository Staff Only: item control page